NVIDIA DeepStream SDK API Reference
7.1 Release
deepstream_segvisual.h
Go to the documentation of this file.
1
/*
2
* SPDX-FileCopyrightText: Copyright (c) 2023 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
3
* SPDX-License-Identifier: LicenseRef-NvidiaProprietary
4
*
5
* NVIDIA CORPORATION, its affiliates and licensors retain all intellectual
6
* property and proprietary rights in and to this material, related
7
* documentation and any modifications thereto. Any use, reproduction,
8
* disclosure or distribution of this material and related documentation
9
* without an express license agreement from NVIDIA CORPORATION or
10
* its affiliates is strictly prohibited.
11
*/
12
13
#ifndef __NVGSTDS_SEGVISUAL_H__
14
#define __NVGSTDS_SEGVISUAL_H__
15
16
#include <gst/gst.h>
17
18
#ifdef __cplusplus
19
extern
"C"
20
{
21
#endif
22
23
typedef
struct
24
{
25
GstElement *
bin
;
26
GstElement *
queue
;
27
GstElement *
nvvidconv
;
28
GstElement *
conv_queue
;
29
GstElement *
cap_filter
;
30
GstElement *
nvsegvisual
;
31
}
NvDsSegVisualBin
;
32
33
typedef
struct
34
{
35
gboolean
enable
;
36
guint
gpu_id
;
37
guint
max_batch_size
;
38
guint
width
;
39
guint
height
;
40
guint
nvbuf_memory_type
;
/* For nvvidconv */
41
}
NvDsSegVisualConfig
;
42
53
gboolean
create_segvisual_bin
(
NvDsSegVisualConfig
*config,
NvDsSegVisualBin
*bin);
54
55
#ifdef __cplusplus
56
}
57
#endif
58
59
#endif
NvDsSegVisualBin
Definition:
deepstream_segvisual.h:23
NvDsSegVisualConfig::gpu_id
guint gpu_id
Definition:
deepstream_segvisual.h:36
NvDsSegVisualConfig::width
guint width
Definition:
deepstream_segvisual.h:38
NvDsSegVisualBin::queue
GstElement * queue
Definition:
deepstream_segvisual.h:26
create_segvisual_bin
gboolean create_segvisual_bin(NvDsSegVisualConfig *config, NvDsSegVisualBin *bin)
Initialize NvDsSegVisualBin.
NvDsSegVisualBin::nvsegvisual
GstElement * nvsegvisual
Definition:
deepstream_segvisual.h:30
NvDsSegVisualBin::conv_queue
GstElement * conv_queue
Definition:
deepstream_segvisual.h:28
NvDsSegVisualConfig::max_batch_size
guint max_batch_size
Definition:
deepstream_segvisual.h:37
NvDsSegVisualConfig
Definition:
deepstream_segvisual.h:33
NvDsSegVisualBin::cap_filter
GstElement * cap_filter
Definition:
deepstream_segvisual.h:29
NvDsSegVisualBin::bin
GstElement * bin
Definition:
deepstream_segvisual.h:25
NvDsSegVisualConfig::enable
gboolean enable
Definition:
deepstream_segvisual.h:35
NvDsSegVisualConfig::nvbuf_memory_type
guint nvbuf_memory_type
Definition:
deepstream_segvisual.h:40
NvDsSegVisualConfig::height
guint height
Definition:
deepstream_segvisual.h:39
NvDsSegVisualBin::nvvidconv
GstElement * nvvidconv
Definition:
deepstream_segvisual.h:27
Advance Information | Subject to Change | Generated by NVIDIA | Mon Oct 14 2024 13:27:43 | PR-09318-R32